Variable Bitspace Architecture with Variable Precision Processor (Peer Review)

Sukemi, Sukemi and Agung Putri Ratna, Anak and Sudibiyo, Herry (2014) Variable Bitspace Architecture with Variable Precision Processor (Peer Review). American Scientific Publishers. (Unpublished)

[thumbnail of Peer-Variable bitspace architecture with VPP - siti.pdf]
Preview
Text
Peer-Variable bitspace architecture with VPP - siti.pdf - Published Version

Download (1MB) | Preview
[thumbnail of Peer-Variable bitspace architecture with VPP - deris.pdf]
Preview
Text
Peer-Variable bitspace architecture with VPP - deris.pdf - Published Version

Download (1MB) | Preview
[thumbnail of VBA with VPP.pdf]
Preview
Text
VBA with VPP.pdf

Download (278kB) | Preview
[thumbnail of variable bitspace arsitecture with VPP.pdf]
Preview
Text
variable bitspace arsitecture with VPP.pdf

Download (1MB) | Preview
Item Type: Other
Subjects:
Divisions: 09-Faculty of Computer Science > 55101-Informatics (S2)
Depositing User: Dr. Sukemi Sukemi
Date Deposited: 11 Sep 2020 08:32
Last Modified: 29 Jun 2021 06:22
URI: http://repository.unsri.ac.id/id/eprint/34574

Actions (login required)

View Item View Item